更多信息

更多信息
供应商	CAST
型号	xSPI Flash Memory Controller
类型	Soft IP
到期日	Silicon proven
源网址	View more
特征	Compatible to most SPI protocols used by the NOR-Flash vendors including xSPI (JEDEC™s JESD251), and Xccela Single, Dual, Quad, Twin-Quad and Octal SPI lanes. Single and Dual Transfer Rate (STR and DTR). Programmable bit-length and number of SPI lanes used for command, address, latency (dummy cycle) and data. Programmable command encoding, XIP: Allows AHB bus masters to read directly from the flash with zero software overhead DMA: Optional DMA engine can be programmed to transfer data from/to system to/from the Flash device Boot-Image Copy: After reset the core uses its DMA engine to autonomously copy an amount of data from Flash to the AHB address space Slave Mode: System accesses core registers to transfer data to/from the Flash Process-independent, synthesizable, Soft PHY, enables easy mapping to any target technology. Zero software overhead with XIP and optional auto-configuration 32-bit and 64-bit AHB bus interfaces. Data-bus widths are configurable at synthesis time 32-bit and 64-bit AHB bus interfaces. Data-bus widths are configurable at synthesis time.
详情页	View more
附件链接	View more

Login to view more

详情

The xSPI-MC core is a versatile serial flash memory controller, which allows a system to easily detect and access the attached flash device or directly boot from it. The controller core supports most of the proprietary SPI protocols used by Flash devices vendors and is compatible with JEDEc?s eXpanded SPI (xSPI), and Xccela standards. The core allows the system to interface with one or more serial flash devices in one of the following modes: a) in Slave mode by accessing its registers via an AHB slave interface; b) in DMA mode where the system programs the internal DMA engine and then the core accordingly drives its AHB master interface; c) in eXecute In-Place (XIP) mode where the core allows the system to directly access the SPI memory address space via an AHB slave interface; d) in Boot-Image copy mode where after reset the core will autonomously copy an amount of data (boot-image) from the SPI memory to the AHB address space (e.g. on a shadow RAM or DRAM) using its AHB master interface). The core can work with single, dual, quad, twin-quad, and octal SPI flash devices. To enable use with flash devices from different vendors, the core offers two ways of configuring the device-specific parameters: a) via registers, where the system is responsible to identify the connected flash device and program the appropriate values to the core's registers; and b) by using the auto-configuration feature, where the core will autonomously identify the connected flash device and program itself accordingly. The auto-configuration functionality uses a user-provided memory that stores a list of automatically identifiable devices along with their features. The xSPI-MC can be easily configured to match different application requirements. The data and address width of the AHB interfaces, instantiation of the DMA engine and the auto-configuration logic, the maximum number of Flash devices that the core supports, and the reset values for all configuration registers, are some of the design parameters that can be controlled by means of simple Verilog defines. Furthermore, the core can be easily implemented in any ASIC technology, as it features a synthesizable soft-PHY, and does not use any process-specific modules.

FAQ - Frequently Asked Questions

Welcome to Sparsh\'s FAQ! Here you\'ll find answers to our most asked questions. Still have something we should know? Send us an email, we\'re happy to help!

Q1: How can I change my shipping address?

A1: Consectetur morbi, suscipit donec semper vitae sed a class vivamus. Sodales montes porttitor adipiscing nisl sit dui sem fringilla elit. Sagittis lacinia montes nisl mollis lobortis cras nisi. Conubia montes odio taciti magnis morbi mauris lorem pulvinar mollis aliquam. Faucibus facilisi tempus tincidunt eu laoreet. Porta donec vitae suscipit habitasse fermentum vivamus!

Eget est ad potenti primis id rhoncus vestibulum vestibulum. Ante est vel mattis mattis. Vel eleifend auctor lorem, odio proin quisque potenti parturient euismod. Tristique massa quis morbi netus magna pretium laoreet. Inceptos eget massa ac lacinia vitae suspendisse orci nascetur vel torquent. Feugiat eleifend eget aenean facilisi sapien proin leo dictumst semper orci ipsum? Ultrices duis tellus consequat nostra.

Q2: How do I activate my account?

A2: The instructions to activate your account will be sent to your email once you have submitted the registration form. If you did not receive this email, your email service provider’s mailing software may be blocking it. You can try checking your junk / spam folder or contact us at magento@sparsh-technologies.com

Q3: How do I cancel my orders before I make a payment?

A3: After logging into your account, go to your Shopping Cart. Here, you will be able to make a payment or cancel your order. We will not give refunds if payment is verified.

Q4: How long will it take for my order to arrive after I make payment?

A4: Members who ship their orders within Inida should expect to receive their orders within 2 working days upon payment verification depending on the count of orders received.

If you experience delays in receiving your order, contact us immediately and we will help to confirm the status of your order.

Q5: What are the payment methods available?

A5: At the moment, we only accept Credit/Debit cards and Paypal payments.

Q6: How do I make payments using Paypal? How does it work?

A6: Paypal is the easiest way to make payments online. While checking out your order, you will be redirected to the Paypal website. Be sure to fill in correct details for fast & hassle-free payment processing. After a successful Paypal payment, a payment advice will be automatically generated to Samplestore.com system for your order.

It\'s fast, easy & secure.

No posts is found.