Cookie
This website requires cookies to provide all of its features. For more information on what data is contained in the cookies, please see our Privacy Policy page. To accept cookies from this site, please click the Accept button below.
| 供应商 | T2M |
|---|---|
| 型号 | ATSC Modulator IP (FPGA Proven) |
| 类型 | Soft IP |
| 到期日 | In Production |
| 源网址 | View more |
| 特征 | Compliant with ATSC A/53 8-VSB Variable sample-rate interpolation provides ultra-flexible clocking strategy Integrated Reed Solomon/Convolutional channel coder Automatic insertion of Segment Sync, Field Sync and Pilot signals Extension core available for SPI/ASI interface with integrated PCR TS re-stamping. Extension core available for SMPTE 310M interface with DPLL timing synchronization Flexible DAC interface compatible with baseband I/Q and IF DAC subsystems Optional interface to Analog Devices AD9857/AD9957 DDS DAC Modes that are not required may be removed with synthesis options to generate a compact, efficient design. Designed for very efficient FPGA implementation without compromise to the targeting of gate array or standard cell structures. |
| 详情页 | View more |
| 附件链接 | View more |
This ATSC 8-VSB Modulator IP core is coming with integrated Channel Coder has been designed specifically to implement the 8-VSB requirements of the ATSC Digital Television Standard (A/53). The core provides all the necessary processing steps to modulate a single transport stream into a
complex I/Q signal for input to a pair of DACs, or a DDS up-conversion DAC such as the AD9857(or AD9957). Optionally, the output can be selected as
an IF to supply a signal DAC.
The design has been optimised to provide excellent performance in FPGA devices.
A description of the processing steps follows:
Randomiser. This block performs energy dispersal by scrambling the incoming transport stream packets with a pseudo-random sequence.
Reed-Solomon Encoder. This block constructs 207-byte Reed Solomon codewords by applying a T=10 (207,187) code to the scrambled transport
stream packets.
Interleaver. This block uses convolutional byte interleaving to disperse the Reed Solomon codewords over a period of approximately 4ms.
Convolutional Encoder. This block applies a rate 2/3 convolutional code to the interleaved data by means of a 4-state trellis encoder. The 3-bit encoder output symbols are mapped to 8-level 8- VSB constellation points.
Sync Multiplexer. This block inserts Field Sync and Segment Sync sequences into the transmitted symbol stream and adds a low-level Pilot signal. These signals are used for physical-layer synchronisation at the receiver.
VSB Modulation. This block performs vestigial sideband modulation of a locally-generated baseband carrier, driven by the composite output
from the Sync Multiplexer.
Rate Conversion. This block re-samples the complex samples output from the VSB Modulation block at symbol-rate into complex samples at a submultiple of the DAC/core clock frequency. A frequency control input is provided to allow the modulation symbol rate to be locked to the data rate on the transport stream interface. This would typically be driven by a PLL, for example when the SMPTE 310M interface option is selected.
Baseband-to-IF. This block provides the option to mix the signal up to a higher IF as defined by a software register. The block may be removed using synthesis options if it is not required. Radio Interface. This block performs some final, register-selectable processing functions to optimise the output for the radio in the target application. For example, the data can be formatted to work with either twos-complement or offset-binary DAC devices. In addition the data is formatted to suit the external device that could take separate I/Q, multiplexed I/Q or a single IF output.
Additional modes are provided to support the Analog Devices AD9857 device that provide upconversion, SINC filtering and DAC functions in a single package. The AD9857 device requires that the I/Q data be multiplexed onto a single data bus. The ad9857_pdclk input is provided to enable this feature and should be sourced from the AD9857 PDCLK output Control/Status Interface. The Control/Status interface is provided by a synchronous, 32-bit register bank. Full details of the registers within the modulator core are contained within the full data sheet.
complex I/Q signal for input to a pair of DACs, or a DDS up-conversion DAC such as the AD9857(or AD9957). Optionally, the output can be selected as
an IF to supply a signal DAC.
The design has been optimised to provide excellent performance in FPGA devices.
A description of the processing steps follows:
Randomiser. This block performs energy dispersal by scrambling the incoming transport stream packets with a pseudo-random sequence.
Reed-Solomon Encoder. This block constructs 207-byte Reed Solomon codewords by applying a T=10 (207,187) code to the scrambled transport
stream packets.
Interleaver. This block uses convolutional byte interleaving to disperse the Reed Solomon codewords over a period of approximately 4ms.
Convolutional Encoder. This block applies a rate 2/3 convolutional code to the interleaved data by means of a 4-state trellis encoder. The 3-bit encoder output symbols are mapped to 8-level 8- VSB constellation points.
Sync Multiplexer. This block inserts Field Sync and Segment Sync sequences into the transmitted symbol stream and adds a low-level Pilot signal. These signals are used for physical-layer synchronisation at the receiver.
VSB Modulation. This block performs vestigial sideband modulation of a locally-generated baseband carrier, driven by the composite output
from the Sync Multiplexer.
Rate Conversion. This block re-samples the complex samples output from the VSB Modulation block at symbol-rate into complex samples at a submultiple of the DAC/core clock frequency. A frequency control input is provided to allow the modulation symbol rate to be locked to the data rate on the transport stream interface. This would typically be driven by a PLL, for example when the SMPTE 310M interface option is selected.
Baseband-to-IF. This block provides the option to mix the signal up to a higher IF as defined by a software register. The block may be removed using synthesis options if it is not required. Radio Interface. This block performs some final, register-selectable processing functions to optimise the output for the radio in the target application. For example, the data can be formatted to work with either twos-complement or offset-binary DAC devices. In addition the data is formatted to suit the external device that could take separate I/Q, multiplexed I/Q or a single IF output.
Additional modes are provided to support the Analog Devices AD9857 device that provide upconversion, SINC filtering and DAC functions in a single package. The AD9857 device requires that the I/Q data be multiplexed onto a single data bus. The ad9857_pdclk input is provided to enable this feature and should be sourced from the AD9857 PDCLK output Control/Status Interface. The Control/Status interface is provided by a synchronous, 32-bit register bank. Full details of the registers within the modulator core are contained within the full data sheet.
FAQ - Frequently Asked Questions
Welcome to Sparsh\'s FAQ! Here you\'ll find answers to our most asked questions. Still have something we should know? Send us an email, we\'re happy to help!
Q1: How can I change my shipping address?
A1: Consectetur morbi, suscipit donec semper vitae sed a class vivamus. Sodales montes porttitor adipiscing nisl sit dui sem fringilla elit. Sagittis lacinia montes nisl mollis lobortis cras nisi. Conubia montes odio taciti magnis morbi mauris lorem pulvinar mollis aliquam. Faucibus facilisi tempus tincidunt eu laoreet. Porta donec vitae suscipit habitasse fermentum vivamus!
- Eget est ad potenti primis id rhoncus vestibulum vestibulum. Ante est vel mattis mattis. Vel eleifend auctor lorem, odio proin quisque potenti parturient euismod. Tristique massa quis morbi netus magna pretium laoreet. Inceptos eget massa ac lacinia vitae suspendisse orci nascetur vel torquent. Feugiat eleifend eget aenean facilisi sapien proin leo dictumst semper orci ipsum? Ultrices duis tellus consequat nostra.
Q2: How do I activate my account?
A2: The instructions to activate your account will be sent to your email once you have submitted the registration form. If you did not receive this email, your email service provider’s mailing software may be blocking it. You can try checking your junk / spam folder or contact us at magento@sparsh-technologies.com
Q3: How do I cancel my orders before I make a payment?
A3: After logging into your account, go to your Shopping Cart. Here, you will be able to make a payment or cancel your order. We will not give refunds if payment is verified.
Q4: How long will it take for my order to arrive after I make payment?
A4: Members who ship their orders within Inida should expect to receive their orders within 2 working days upon payment verification depending on the count of orders received.
If you experience delays in receiving your order, contact us immediately and we will help to confirm the status of your order.
Q5: What are the payment methods available?
A5: At the moment, we only accept Credit/Debit cards and Paypal payments.
Q6: How do I make payments using Paypal? How does it work?
A6: Paypal is the easiest way to make payments online. While checking out your order, you will be redirected to the Paypal website. Be sure to fill in correct details for fast & hassle-free payment processing. After a successful Paypal payment, a payment advice will be automatically generated to Samplestore.com system for your order.
It\'s fast, easy & secure.